To solve the problems mentioned above, a In this paper, a high-performance and low-cost COFDM high-performance and low-cost COFDM baseband processor baseband processor is presented. With algorithm exploration comprising robust CE and PET methods is proposed in this in channel estimation and phase error tracking, paper. Simulation results show that our proposal achieves synchronization becomes more robust to enhance system better design SNR for typical 10% PER and saves hardware performance. And better design SNR (1.35-7.16dB) can be cost than current 802.11a baseband processors. This paper is achieved compared to current solutions. Moreover through organized as follows. A low-cost architecture of baseband architectural exploration, the proposed baseband processor processor will be introduced in section 11. The proposed designed in 0.18um CMOS process contains only 370K logic high-performance and low-cost designs named CE and PET gates and 3.3Kbyte memory. Measurement results show that will be introduced in section 111. Performance evaluation will better hardware efficiency and performance enhancement is he analyzed in section IV. Architecture design and test chip achieved for high-speed WLAN applications.
1. Introduction multipliers. Designing a novel CE to enhance system performance, and in the meantime, to save hardware cost with architectural exploration can solve such a problem. Another example is in [I], where the authors apply feedback phase error tracking (PET) with phase error prediction to overcome residuary CFO including phase noise and sampling clock offset (SCO) which cause constellation rotation in receiver. Although this approach achieves higher tracking range than feedfonvard PET, the phase error prediction is not robust to burst noise. This problem makes the system packet error rate (PER) become higher. Hence a more robust PET with low-cost tracking loop is demanded too. In low-cost design consideration, an auto-correlation circuit is shared by frame detection and CFO estimation. In the end of short training sequence, RF amplifier gain error will be limited to IdB by fine AGC. The estimation accuracy is as high as analog-and-digital hybrid AGC [I]. In the long training sequence, phase error caused by estimated coarse CFO is compensated by CFO rotation. And then frame detection begins to detect OFDM symbol timing. Before long training sequence sent to FFT, fine CFO is estimated and then the phase error caused by estimated fine CFO is compensated.
Afier guard-interval removal and FFT process in the long training sequence, CE begins to estimate channel frequency response (CFR).
In conventional all-feedhack architecture, phase error detection is needed to predict the phase error in the nest OFDM symbol.
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However, phase error detection is not accurate enough because the phase error prediction easily fails due to joined burst noise.
A . Channel Estimation
In the proposed PET, since the data flow can be revised to that The proposed CE scheme combines smoothing filter (SF) all pilot carriers are sent in CE and PET first, the accurate and decision-directed (DD) tracking. The block diagram of CE feedforward data-compensation can he applied without any is shown in Fig. 2 . In the initial estimation Using the long phase error prediction. The architecture of the proposed PET is training sequence, CFR is smoothed in SF to reduce additive shown in Fig. 3 . In the proposed PET, phase error of data noise. The proposed 5-tap SF is designed with fixed carrier is calculated from mean and linear phase error of pilot coefficients. Therefore main computation can be realized by caniers in the same OFDM symbol. This method can bit-selection and adder @SA) without any multiplier in compensate data carriers without any prediction. To eliminate low-cost design consideration.
high-frequency burst noise in tracking loop, low-cost In the data reception, DD tracking calculates an error fixed-coefficient loop filters are applying. They weight and vector caused by initial estimation error and then compensates average the phase error to reduce the degradation from noise. it. The error vector function of DD tracking is described as The tracking accuracy of the proposed PET design can be equation (1) . In equation (I) , N is the OFDM symbol index; higher than conventional PET designs without use of loop X&k) is the received signal from PET; Xc,N(k) is the filters. In the proposed PET, pilot and data carriers are compensated signal sent to demapper; EN is the predicted compensated in a single complex multiplier. The proposed signal-to-error ratio, Xo,N(k) is the demap vector; Xp,N(k) is PET is designed to enhance the tracking accuracy with the predicted demap vector. The error vector added to received cost-save hardware design. signal is described equal to XP,N' E~. . .
A. Channel Estimation Performance
, . .
To analyze the performance of the proposed CE, MSE of CE is simulated in an exponentially decayed Rayleigh-fading channel model [5] . The channel impulse response (CIR) and CFR examples are shown in Fig. 4 . Phase of CIR is uniform-distributed. The MSE curves simulated in multipath channel with 50ns RMS delay spread are shown in Fig. 5 .
Compared to the conventional zero-forcing approach, the proposed design achieves better 9 -13dB gain in estimation MSE. It also achieves better 6 -10.5dB gain in estimation MSE than the conventional channel interpolator [2] that only achieves better 2.5 -3.0dB gain in estimation MSE than zero-forcing approach. To analyze the performance of the proposed PET, system PER of 54Mhits/s mode is simulated with 40ppm CFO effect system performance and overcome phase noise more efficiently.
C. System Performance

V. Chip Implementation
Based on the proposed techniques and low-power FEC design [6], a COFDM baseband processor compliant to IEEE ~ ~~ 802.11a was designed using 0.1Xum standard CMOS process Performances of AGC, Frame detection, CFO estimation and PET aTe shown in Fig,7 , AGC root-mean~square~error and tested completely. The microphoto is shown in Fig. 9 with features listed in Table 2 . The proposed low-cost baseband (RMSE) is less than IdB when SNR is larger than ESdB. memory, which is less than the solution proposed in [4] . than 5dB. CFO tolerance is raised to f6Oppm (total -120 -Frame rate (FER) is lower than 10-3 when SNR is larger processor only contains 370K logic gates and 3.3Kbytes
.. .
120ppm between Tx and Rx), equal to 3 times of standard requirement. SCO tolerance is raised by PET to k25ppm (total -50 -50ppm between Tx and Rx) and satisfies standard requirement (f20 -k25ppm). PER curves are shown in Fig. 8. 2 .,; And the design SNR for 10% PER is listed in Table 1 . 
VI. Conclusion
A high-performance and low-cost COFDM basehand processor is proposed to improve hardware efficiency and system performance for high data rate WLAN. Applying low-cost hardware architecture, channel estimation, and PET, the baseband processor only contains 370K logic gates and 3.3Khytes memory. It saves (i) 18% memory space by hardware sharing and (ii) 15 parallel complex multipliers by novel channel estimation scheme. Applying the channel estimation combining SF and DD tracking, the proposed baseband processor achieves better (i) 9 -13dB gain in CE MSE than the conventional zero-forcing approach (ii) 6 -10.5dB gain in CE MSE than the conventional channel interpolator. Applying the PET combining feedback pilot-compensation and feedforward data-compensation, the proposed baseband processor achieves better 1.94dB gain in SNR for 10% PER than the all-feedhack PET approach.
Based on the proposed techniques, the proposed design can achieve 1.35-7.16dB SNR gain than conventional solutions.
